4 bit parallel adder using full adder verilog code July 8, 2019 16 32 64 128 Write verilog code for 4 bit parallel adder using full adder as component